

STM32MP13XXAG_LPDDR3

Schematics not complete, only for layout example

Table of contents

- Sheet 1: Project overview (this page)
- Sheet 2: Top
- Sheet 3: STM32 MPU I/Os
- Sheet 4: Power MPU
- Sheet 5: Power discret
- Sheet 6: LPDDR3 16bits
- Sheet 7: NAND 8bits

U_STM32MP13XXAG_LPDDR3_TOP
STM32MP13XXAG_LPDDR3_TOP.SchDoc




Note

Legend

General comment such as function title, configuration, ...

Text to be added to silkscreen.

Warning text.




Open Platform License Agreement


The Open Platform License Agreement (“Agreement”) is a binding legal contract between you (“You”) and STMicroelectronics International N.V. (“ST”), a company incorporated under the laws of the Netherlands acting for the purpose of this Agreement through its Swiss branch 39, Chemin du Champ des Filles, 1228 Plan-les-Ouates, Geneva, Switzerland.

By using the enclosed reference designs, schematics, PC board layouts, and documentation, in hardcopy or CAD tool file format (collectively, the “Reference Material”), You are agreeing to be bound by the terms and conditions of this Agreement. Do not use the Reference Material until You have read and agreed to this Agreement terms and conditions. The use of the Reference Material automatically implies the acceptance of the Agreement terms and conditions.


The complete Open Platform License Agreement can be found on www.st.com/opla.











STM32MP135FAG7







STM32MP135FAG7



STM32MP135FAG7





With STPMIC1E VDD = 1V8

